Erdős et al. (Canad. J. Math. 18 (1966) [106][107][108][109][110][111][112] conjecture that there exists a constant d ce such that every simple graph on n vertices can be decomposed into at most d ce n circuits and edges. We consider toroidal graphs, where the graphs can be embedded on the torus, and give a polynomial time algorithm to decompose the edge set of an even toroidal graph on n vertices into at most (n + 3)/2 circuits. As a corollary, we get a polynomial time algorithm to decompose the edge set of a toroidal graph (not necessarily even) on n vertices into at most 3(n − 1)/2 circuits and edges. This settles the conjecture for toroidal graphs.
Introduction
In [1] , Erdős et al. conjecture that there exists a constant d ce such that every simple graph on n vertices can be decomposed into at most d ce n circuits and edges, where a circuit is a path v 1 v 2 . . . v m such that v 1 = v m and v i = v j for any distinct i and j in {1, 2, . . . , m − 1}. Obviously, d ce 1 if such a constant exists since a tree on n vertices has exactly n − 1 edges. It is known that for each graph G, there exists a forest F of G such that G\E(F ) is an even graph (an even graph is a graph that has no vertices of odd degree; usually a connected even graph is called an Eulerian graph), and each even graph can be decomposed into circuits. Therefore, one approach to finding d ce is to find a constant d c such that each even graph on n vertices can be decomposed into at most d c n circuits. In the early 1960s, Hajós conjecture that d c 1 2 , i.e., every simple Eulerian graph on n vertices can be decomposed into at most n/2 circuits. If Hajós' conjecture is valid, then it is best possible because each complete graph on 2l + 1 vertices can be decomposed into l Hamilton circuits. Of course, the validity of Hajós' conjecture indicates that d ce 3 2 . In the past three decades, much progress on Hajós' conjecture has been achieved. Now we know that it is valid for several classes of graphs including graphs of maximum degree at most four [4, 6] , planar graphs [8] and projective graphs [3] . These results indicate that the edge sets of these graphs on n vertices can be decomposed into at most 3(n − 1)/2 circuits and edges.
In this paper, we give an algorithm to decompose even toroidal graphs on n vertices into at most (n + 3)/2 circuits, where a toroidal graph is a graph embedable on the torus. As a corollary we get an algorithm to decompose the edge set of a toroidal graph on n vertices into at most 3(n − 1)/2 circuits and edges. It is known that there are rich classes of toroidal graphs that do not belong to any class of graphs mentioned in the last paragraph. The main ideas of our algorithm are: (1) remove a forest from the given toroidal graph to obtain an even graph, and (2) recursively remove edges of circuits from the obtained even graph such that each time a circuit is removed the number of vertices decreases by at least two until there is no circuit.
Graphs considered in this paper are finite and simple. Let G be a graph. The sets of vertices and edges of G are denoted by V (G) and E(G), respectively. We use m and n to represent the numbers of edges and vertices in G, respectively. The edge with ends u and v is denoted by uv. If uv ∈ E(G), we say that v is a neighbor of u and uv is an edge incident with u. Let N G (u) denote the set of the neighbors of u in G. We use d G (u) = |N G (u)| to denote the degree of vertex u in G. Let (G) = min{d G (u)|u ∈ V (G)}, and (G) = max{d G (u)|u ∈ V (G)}. A k-vertex is a vertex of degree k, and a mini-vertex is a vertex of degree less than 5. Let S be a subset of V (G). We use G [S] and G − S to denote the subgraphs of G induced by S and V (G)\S, respectively. S is a k-cut if |S| = k and G − S has more components than G. A 1-cut is also called a cut vertex. A 2-connected graph is a graph without a 1-cut. A connected graph is separable if it is not 2-connected. For a set F of edges in G, G\F denotes the graph obtained from G by removing all the edges of F. For a set of edges F such that F ∩ E(G) = ∅, G ∪ F denotes the graph with vertices V (G) and edges E(G) ∪ F . When F has only one edge, say e, we write G + e instead of G ∪ {e}. Given a graph G and two subgraphs G 1 and G 2 , we use G 1 ⊕ G 2 to denote the symmetric difference between G 1 and G 2 , that is a subgraph of G with V (
Let M be a closed surface (i.e., a compact 2-manifold without boundary). A graph G is embedable on M if G can be drawn on M in such a way that the edges of G intersect only at their ends. Clearly, for any given closed surface M, if G is embedable on M, then each subgraph of G is also embedable on M. A planar graph is a graph that is embedable on the sphere and a toroidal graph is a graph that is embedable on the torus.
Algorithms and lemmas
Let G be a graph on n vertices that has a 1-vertex u, and let G = G − u. If we can show that G can be decomposed into at most 3(n − 2)/2 = 3(|V (G )| − 1)/2 circuits and edges, then G can be decomposed into at most 3(n − 2)/2 + 1 < 3(n − 1)/2 circuits and edges. So, in this section, we only consider graphs of minimum degree at least 2.
Given a graph G with (G) 2, Algorithm 1 finds a set of edges, F, of size at most n − 3 such that G\F is an even graph. It works for any connected graph with (G) 2 except K 4 .
Algorithm 1
Input: A connected non-Eulerian graph G (G = K 4 ) on n vertices with (G) 2. Output: A set F of edges.
Step 0: find a spanning tree T of G.
Step 1: fix an odd degree vertex, say, u in G; for each odd degree vertex v in G, find the path
Step 2:
Case 2: |F | = n − 1: choose an edge e ∈ E(G)\F , find the circuit C in F ∪ {e}, set F := F ⊕ C and goto Step 2.
Case 3: |F | = n − 2 and there is an edge e ∈ E(G)\F such that F ∪ {e} has a circuit: find the circuit C in F ∪ {e} and set F := F ⊕ C.
Case 4: |F | = n − 2 and for any edge e ∈ E(G)\F , F ∪ {e} has no circuits: F must induce a forest with exactly two components, say, T 1 and T 2 . Choose two non-adjacent leaves in T 1 , say u 1 and u 2 , and two distinct vertices in T 2 , say v 1 and v 2 , such that It is easy to see that in G\F , every vertex has even degree. Thus, G\F is even. Now we prove |F | n − 3. Let e be an edge in G\F . If F ∪ {e} has a circuit C, then it is easy to see that G(F ) ⊕ C is a forest with fewer edges than G(F ) and G\(F ⊕ E(C)) is still an even graph. Therefore, if |F | = n − 1, then G itself is a tree, a contradiction to the choice of G.
If |F | = n − 2, then G(F ) consists of two components, say, T 1 and T 2 , each of which is an induced subgraph on at least two vertices. Since G = K 4 , we can assume that T 1 has at least three vertices. Then there exists two non-adjacent leaves in T 1 , say u 1 and u 2 . Because (G) 2 and G\F is an even graph, in G each of u 1 and u 2 has at least two adjacent vertices in T 2 . Therefore there are two distinct vertices, say v 1 and v 2 , as defined in Step 2. This is again a contradiction.
It takes O(m) time to find a spanning tree T and O(n) time to find a path joining a pair of vertices in T.
Step 2 takes at most O(m) time and Step 2 is repeated at most twice. Thus, the total time required is O(n 2 ).
By Lemma 1, to decompose a connected toroidal graph on n vertices into at most 3(n − 1)/2 circuits and edges, it suffices to decompose any even toroidal graph on n vertices into at most (n + 3)/2 circuits. A block is a maximal subgraph that is 2-connected. Obviously, all the vertices of a circuit must be in the same block. Thus, we first decompose a graph into blocks and then work on blocks. [5] ). There is an algorithm that produces all blocks of a graph in O(m) time.
Lemma 2 (See Gibbons
Clearly, at most one component of a toroidal graph is not planar. For a connected toroidal graph, we will show that at most one block of the graph is not planar. Note that blocks share cut sets of size 1. We prove a stronger lemma that will be used again later. 
Proof. Because |S| 2, the vertices in S must be on the boundary of the same face of an embedding of G in torus T. Without loss of generality, suppose that G itself is not planar, so it contains either a subdivision of K 5 or a subdivision of K 3, 3 . Note that if a graph is embedable in T, then so is the graph obtained by deleting edges and reducing 2-vertices. Therefore, it suffices to verify that G 2 is planar when G 1 is either K 5 or K 3,3 . It follows immediately from the facts that any embedding of either K 5 or K 3,3 on T divides T into faces, each of them is homomorphic to the open unit disk, and G 2 is in one of the faces.
Suppose that an Eulerian toroidal graph G on n vertices is decomposed into blocks
It is known that each Eulerian planar graph on n i vertices can be decomposed into at most (n i − 1)/2 circuits. If we can show that G k can be decomposed into at most (n k + 3)/2 circuits, then we know that G can be decomposed into at most
circuits. Similarly, if an even toroidal graph is not connected, then there is at most one component that is not planar. With the same argument, we only have to show that the component on n i vertices that is not planar can be decomposed into at most (n i + 3)/2 circuits. Now we deal with 2-connected graphs. Let v be a 2-vertex of an even graph G, and u and w the neighbors of v. If uw / ∈ E(G), then it is easy to see that instead of decomposing G into circuits, it suffices to decompose G − v + uw into circuits. A 2-vertex in a graph (not necessary even) is called reducible if its two neighbors are non-adjacent. A reducible 2-vertex is reduced if it is deleted and a new edge is added to join its neighbors. (An isolated vertex is also called reducible, and an isolated vertex is reduced if it is deleted.)
Our decomposition strategy is to remove one circuit at a time such that the number of vertices in the remaining graph is decreased by 2. Thus, if we can find two mini-vertices, say, u and v, in G and choose a circuit C containing both u and v such that in G\E(C), both u and v are reducible vertices of degree at most 2 and u and v do not lie on a common circuit of length 4, then we are happy to remove the circuit, and thus u and v, to get a new even graph with two fewer vertices. We can charge the removed circuit to the two vertices u and v. Two reducible 2-vertices are called simultaneously reducible if they do not lie on a common circuit of length 4. Since a reducible 2-vertex and an isolated vertex can be simultaneously removed, they are also called simultaneously reducible.
To guarantee the existence of the desired circuit (removing the circuit also removes two vertices), we have to make sure that G contains two mini-vertices. We divide all the 4-vertices of a graph into two families.
] is a non-regular graph, and (2) if G[N G (v) ] has exactly one edge, then G − v has the same number of blocks as G.
We say u is reduced if uu 3 and uu 4 are replaced by a new edge u 3 u 4 . The following two lemmas tell us that before decomposing an even graph into circuits, one can first reduce all of its reducible vertices one by one. [7] and Seyffarth [8] 
Lemma 4 (See Jiang

Proof. The lemma is true if either u is a 2-vertex or
∈ E(G), and G − u is separable. Since u is reducible and G − u has more blocks than G,G[N G (u) ] cannot have just one edge (otherwise, u is a non-reducible 4-vertex), i.e., there exist edges between {u 1 , u 2 } and
If H 1 is 2-connected, we are done. Thus we can assume that H 1 is separable.
If either
] has a circuit of length 4. For any two vertices x and y in H 1 , let C be a circuit of G containing both x and y. Then there exists a circuit C in H 1 [(N G (u) ∪ V (C))] which contains both x and y, i.e., H 1 must be 2-connected. So, we may assume that u 1 u 3 ∈ E(G) and u 2 u 4 / ∈ E(G). Let x be a cut vertex of H 1 . Since G is 2-connected and {u 1 u 2 , u 1 u 3 , u 3 u 4 } ⊂ E(H 1 ), one can see that x ∈ N G (u), and each block of H 1 must have at least two vertices in common with N G (u). Therefore, x must be either u 1 or u 3 . Without loss of generality, assume that x = u 1 . Then H 1 − u 1 has two components, one contains u 2 , and another contains u 3 and u 4 . Let H 2 = G\{uu 2 , uu 4 
] has a path u 3 u 1 u 2 u 4 . It is not hard to see that for any two vertices x and y and a circuit C of G containing both x and y, there is a circuit in H 2 [N G (u) ∪ V (C)] that contains both x and y, too. That is, H 2 is 2-connected.
Since it requires O(m) time to check whether H 1 is 2-connected, the total time required is O(m).
There exists an efficient algorithm that finds a circuit passing through any two fixed vertices in a 2-connected graph. [2] and Gibbons [5] ). Let G be a 2-connected graph, and u and v two vertices in G. Then a circuit containing both u and v can be found in O(m) time.
Lemma 6 (See Even
Given two mini-vertices, to find the required circuit, we first choose an arbitrary circuit passing through these two fixed mini-vertices, and then modify it into a required one. By Lemmas 4 and 5, it suffices to consider non-reducible mini-vertices. A non-reducible 4-vertex v is said to be of type k,
always contains a path P u x,y (from x to u and then to y) such that u is a reducible 2-vertex in G\E(P u x,y ). Such a path is called a removable path at u. If u is a 4-vertex of type 2 or 3, then using the removable path at u, we can easily change any circuit containing u to a new circuit C such that u is reducible in G\E(C).
Let u and v be two non-reducible 4-vertices of G. If uv / ∈ E(G), both u and v are of type 3, and N G (u) ∩ N G (v) induces a K 3 that is a 3-cut of G, then we say that u and v are a twin pair. If two mini-vertices u and v are a twin pair in G, then G has at least 7 vertices. One can easily check that each Eulerian graph G on 7 or fewer vertices can be decomposed into at most (n − 1)/2 circuits. Now we consider graphs having more than 7 vertices. Proof. The case where one of u and v is a 2-vertex is much simpler, so we only prove the result in the case (v) and s = |S|. The proof of the case where u is of type k and v is of type l for some non-negative k and l can be found in [3] (see Lemma 2.6 of [3] ). Therefore, we consider the case where u is of type-1, i.e., G[N G (u) ] has a unique edge, say u 1 u 2 .
If uv ∈ E(G), then s 1. If v ∈ {u 1 , u 2 }, say v = u 1 , a circuit that contains uv but does not contain u 1 u 2 is a desired circuit. So, we suppose that v = u 4 and u = v 4 . Then, s = 0, and v is of type 0 or -1. We may assume that
Since G is 2-connected, there must exist a circuit, say C 0 , containing both uu 1 and vv 1 
, then one can find the required circuit C in C 0 + uv. Without loss generality, we assume that (v) . Let B 2 = N G (v)\B 1 . Because G is 2-connected, G − v has at most four end blocks (an end block is a block that contains a unique cut vertex). Thus, we can always choose w 1 ∈ B 1 and w 2 ∈ B 2 and a circuit C 0 in G\{vw 1 , vw 2 } such that C 0 contains u and v. Let H be the block of G\{vw 1 , vw 2 
Otherwise, we can assume that for each circuit C of H that contains u and v, V (C ) ∩ A 1 = ∅. Then u must be a cut vertex of G\{vw 1 , vw 2 } and V (H ) ∩ A 1 = ∅. Since G is 2-connected, G − v is connected, and there must exist a path P in G\{vw 1 , vw 2 } − u that joins a vertex x ∈ {w 1 , w 2 } to a vertex y ∈ A 1 . It is clear that V (P ) ∩ V (C 0 ) = ∅. Without loss of generality, assume that x = w 1 and y = u 1 . Let P be the segment of C 0 \{u, v} containing the vertex in B 1 \{w 1 }, and set
Note that in both cases, we have
Let {v , v }=V (C 1 )∩N G (v).
In case that v is of type 2 or type 3, change C 1 to a new circuit C by using a removable path P v v ,v (from v to v and then to v ). Otherwise, set C = C 1 . Certainly, both u and v are reducible in G\E(C). If they are simultaneously reducible, we are done. Suppose that it is not the case, i.e., u and v are not simultaneously reducible in G\E(C); then |S\V (C)| = 2. By (1), we have that |S ∩ A 1 | = 1 and |S ∩ A 2 | = 1, say S = {u 2 , u 3 }. In this case, the two vertices in N G (v)\S have to be non-adjacent. (Otherwise, v must be of type-1, and by the choice of B 1 , we have that S ∩ V (C) = ∅. This is a contradiction to s 2 and |S\V (C)| = 2.) So we can choose the required circuit C to be uu 2 vu 3 u. By Lemma 7, for any pair of non-reducible mini-vertices u and v that are not a twin pair, we can find a circuit C such that u and v are simultaneously reducible in G\E(C). By reducing u and v in G\E(C), we get a new even graph G with two fewer vertices. To continue the decomposition process, we have to make sure that each block of G contains at least two mini-vertices that are not a twin pair. If G is a planar graph, then the two minivertices in G always exist, since the operation of reducing reducible 2-vertices preserves planarity and each Eulerian planar graph contains at least three mini-vertices by Euler's formula. When G is a toroidal graph, we have the following three lemmas to deal with the situation.
Lemma 8. Let G be a 2-connected Eulerian toroidal graph. If either G contains at most one mini-vertex, or any two mini-vertices are a twin pair, then a circuit C 1 in G and a circuit
and each block of G\(E(C 1 ) ∪ E(C 2 )) has at least two mini-vertices.
Proof. By Euler's Formula,
If G contains at most one mini-vertex, then by (4), 6 (G) 10. (G) = 10 implies that G contains a unique vertex of degree greater than 6, and (G) = 8 implies that G contains at most two vertices of degree greater than 6. It is easy to see that if (G) = 6, then for any circuit C of G, each block of G\E(C) has at least two mini-vertices. So we assume that (G) > 6. If (G) = 8, let u and v be the two vertices of degree 8, C 1 a circuit containing both u and v, and G = G\E(C 1 ); then (G ) = 6. By Lemma 3, at most one of the blocks of G is not a planar graph. We may assume that G has a unique block B that is not planar, and choose an arbitrary circuit as C 2 in B.
If (G) = 10, let u be the vertex of degree 10 in G, and C 1 a circuit containing u. Since each vertex other than u has degree at most 6, each block of G = G\E(C 1 ) that does not contain u contains at least two mini-vertices. Without loss of generality, assume that H is a block of G that contains only one mini-vertex; then u ∈ V (H ). Let C be an arbitrary circuit in H that contains u, and let H = H \E(C ). Clearly, (H ) = 6. If each block of H satisfies (3), then C 1 and C 2 = C are the required circuits. Otherwise, let B be the block of H that has only one mini-vertex, say w. Then B is not planar, u ∈ V (B), E(C )∩E(B)=∅, and {u, w} forms a 2-cut of H. Let B = H − (V (B)\{u, w}) . By Lemma 3, B is a planar graph. Let P = uw be a path joining u to w in B. If uw ∈ E(H ), let P = uw. Otherwise, let P be a path joining u to w in B . Let C 2 = P 1 ∪ P 2 . Because the block of H \E(C 2 ) that contains u containssome vertices of B − {u, w} and B is a planar graph, it is easy to see that C 1 and C 2 are the required circuits.
If G has exactly h (h 2) mini-vertices and any two of them are a twin pair, then these h mini-vertices are all of type 3 and their neighbors share the same three vertices, say x, y and z, where {x, y, z} induces a K 3 that is a 3-cut of G. Hence, d G (w) 2h + 2 for w ∈ {x, y, z}. By (4), 6n (G) 10. Using the same argument as above, one can find the two required circuits.
Let T denote the set of even toroidal graphs that satisfy (2) and (3). Lemma 8 tells us that if an Eulerian toroidal graph G has at most one mini-vertex, or any two mini-vertices are a twin pair, then we can choose two circuits C 1 and C 2 such that G\(E(C 1 ) ∪ E(C 2 )) ∈ T. It is not difficult to check that for any graph G ∈ T and an arbitrary circuit C of G, G\E(C) ∈ T. We will now show that for any 2-connected graph G ∈ T, if G contains two non-reducible mini-vertices, say u and v, then a circuit C can be found such that u and v are simultaneously reducible in G\E(C), and the graph obtained from G\E(C) by reducing u and v is still in T.
Lemma 9. Let G ∈ T be a 2-connected graph on more than 7 vertices, and u and v be two non-reducible mini-vertices of G. Then a circuit C can be found in O(m) time such that u and v are simultaneously reducible in G\E(C) and each block of G\E(C) has at least two mini-vertices other than u and v.
Proof. First we claim that u and v cannot be a twin pair. Otherwise, u and v are a twin pair and N G (u) ∩ N G (v) forms a 3 -cut of G, all of whose vertices have degree 6 in G. Thus, either N G (u)\N G (v) or N G (v)\N G (u) is a cut 
Without loss of generality, we assume that G 0 has a block B that has at most one minivertex other than u and v. If V (B) ∩ {u, v} = ∅, then either B has two mini-vertices in
and a mini-vertex that is a cut vertex of G 0 , both contradicting the choice of B. We conclude that
By Lemma 3, G 0 has at most one block that is not planar, so block B is the unique block with this property.
We will modify C 0 into a new circuit C with the required properties in O(m) time. We distinguish several cases.
Case 1: V (B) ∩ V (C 0 ) has a unique vertex x. By (5), we can assume that x = u. By the choice of B, B contains a unique cut vertex y of G 0 , and {u, y} forms a 2-cut of G.
If uy ∈ E(B), then let e = uy. Otherwise, let e ∈ E(B) be an edge incident with u. By Lemma 7, we can find a circuit C 0 containing v and e in O(m) time such that v is reducible in G\E(C 0 ). Certainly, u is also reducible in G\E(C 0 ).
If u and v are simultaneously reducible in G\E(C 0 ), then set C 1 = C 0 . If it is not the case, u and v lie on a common circuit of length 4 in G\E(C 0 ), and there must exist a vertex y in V (B) such that vuy yv is a circuit. Since u is reducible in G 0 and y
, and the non-reducibility of v indicates that there is no edge between {v 1 , v 2 } and {u, y}. Let P be the segment connecting u and v 1 on C 0 − v, and set C 1 = P ∪ {uy yvv 1 }. Then u and v are simultaneously reducible in ∈ V (B ), then B is a subgraph of H and certainly contains two mini-vertices other than u and v. Now we consider the case when u ∈ V (B ). Because {u, y} is a 2-cut of G, by the choice of the circuit C 1 , we know that y ∈ V (B ).
Let
Then B 1 is planar. Without loss of generality, assume that B 1 is Eulerian. Remember that each Eulerian planar graph has at least three mini-vertices.
Assume v 1 is the vertex between u and v in C 1 − y. Let P be the path joining u to v 1 in C 1 − y, and P the path in
∈ E(G) and thus set C = {uv 2 vy} ∪ P . In G\E(C), u and v are simultaneously reducible. Let B 2 be the block of G\E(C) that contains u, and B 2 be the part of B 2 contained in H. Then |V (B 2 )| 4 and by Euler's Formula, B 2 contains at least two mini-vertices other than u and v that are also mini-vertices of B 2 . Thus, C is the required circuit.
Case 2: V (B) ∩ V (C 0 ) has exactly two vertices x and y. If {x, y} = {u, v}, then {x, y} forms a 2-cut of G. Using a similar argument to that in Case 1, we can find a required circuit. Now we assume that {x, y}={u, v}. Then either {u, v} forms a 2-cut of G, or {u, v, z} forms a 3-cut of G for a vertex z ∈ V (B). By Lemma 3, we know that G − (V (B)\{u, v}) is a planar graph in the former case, and it is not hard to see that G − (V (B)\{u, v, z}) is also a planar graph in the latter case. In either case, we can find the required circuit as follows: (1) If uv / ∈ E(G), then C = P ∪ P is a required circuit, where P is the shortest path joining u to v in B and P is the shorter path joining u to v on C 0 ; (2) If uv ∈ E(G), then |N G (u) ∩ N G (v)| 1, and C = P + uv is a required circuit, where P is a path joining u to v in B whenever uv ∈ E(C 0 ), and P is the shorter path joining u to v on C 0 whenever uv / ∈ E(C 0 ).
has three vertices x, y and z. Then {x, y, z} forms a 3-cut of G and {u, v} ⊂ {x, y, z}. Using a similar argument to that in Case 2, one can find a required circuit. We leave the detailed verification to the interested readers.
Lemma 10. Let G ∈ T, and u ∈ V (G) a non-reducible mini-vertex. Then a circuit C can be found in O(m) time such that u is reducible in G\E(C) and each block of G\E(C) has at least two mini-vertices other than u.
The proof is similar to that of Case 1 in Lemma 9 (in fact, it is simpler). We omit it here. Our main algorithm is Algorithm 2 that decomposes the edge set of an even toroidal graph on n vertices into at most (n + 3)/2 circuits.
Algorithm 2
Input: an even toroidal graph G = (V , E). Output: Al2(G), a circuit decomposition of G.
Step 1: Decompose each of G's connected components into a set of blocks and put all the blocks in a queue Q; Flag = 0, and r(H ) = 0 for each block H in Q.
Step 2: if Q=∅ then stop else choose a block H in Q and reduce the reducible mini-vertices in H until H has no reducible mini-vertices.
Step 3:
• if r(H ) = 0 and H contains two mini-vertices that are not a twin pair then find the circuit containing the two mini-vertices as described in Lemma 7, and remove the edges in the circuit; goto Step 4.
• if r(H ) = 0 and H contains at most one mini-vertex or any two mini-vertices are a twin pair then find the two circuits as described in Lemma 8, and remove all edges in the two circuits; set Flag = 1; goto Step 4.
• if H contains two mini-vertices then find the circuit as described in Lemma 9, and remove the edges in the circuit; goto Step 4.
• if H contains only one mini-vertex then find a circuit as described in Lemma 2.9 and remove the edges in the circuit; goto Step 4.
• if H contains no mini-vertex then find an arbitrary circuit and remove the edges in the circuit.
Step 4: Decompose every connected component in the remaining graph obtained from H into blocks; set r(·) = 0 for each new planar block; for the non-planar block (there is at most one), set r(·) = Flag; add all the new blocks into Q; goto Step 2.
By Lemma 3, at most one block of a toroidal graph is non-planar. If a toroidal graph really has a block, say B, which contains at most one mini-vertex or any two mini-vertices are a twin pair, then B is not a planar graph. By removing the edges of two specific circuits in B as described in Lemma 8, the graph obtained from B is in T. So, the second case of
Step 3 is executed at most once. Proof. By Euler's formula, each even planar graph contains at least three mini-vertices. So we can assume that each even planar graph contains two non-reducible mini-vertices unless the graph itself is a circuit.
Let G be an even planar graph. Before ending, the algorithm can always choose a block B that contains two non-reducible mini-vertices, say, u and v. A circuit C is found in the first case of Step 3. Then both u and v are reduced, and do not appear in the later iterations; this circuit C is charged to u and v.
When the algorithm ends, each circuit is charged to two vertices and each vertex is charged at most once. Because each circuit has length at least three, there is at least one vertex that is not charged by any circuit. Therefore, |Al2(G)| (n − 1)/2.
Main results
Now, we give our main results. In each iteration before the second case of Step 3 occurs, the algorithm always finds a circuit and we charge this circuit to two vertices. When the second case of Step 3 occurs, the edges of two circuits in B l are removed such that the resulting graph is in T, and these two circuits are not charged to any vertices.
Let B be a block chosen by Step 2 in an iteration after Flag = 1. If B is planar then the algorithm finds a circuit and we charge this circuit to two vertices. Now, assume that B is not planar. Let u and v be two mini-vertices in B that have not been charged by any circuit; u and v always exist by Lemmas 9 and 10. If both u and v are non-reducible, then a circuit C is found by the third case of Step 3. We charge the circuit C to u and v. If u and v are simultaneously reducible, then u and v are reduced in Step 2 without being charged to any circuit and a circuit C is removed in the fifth case of Step 3. This circuit is charged to u and v.
The remaining cases have either both u and v reducible but not simultaneously reducible, or u is reducible and v is non-reducible. In both cases, the reducible vertex u is reduced in
Step 2 and is not charged to any circuit. A circuit C is removed in the fourth case of Step 3, and this circuit is charged to u and v.
By Lemmas 9 and 10, this process can be executed until each block is a circuit. Therefore, |Al2(B l )| (n l − 1)/2 + 2 = (n l + 3)/2. Now, consider the time complexity. In each iteration, it takes O(m) time to reduce vertices, O(m) time to decompose a graph into a collection of its blocks by Lemma 2, and O(m) time to find a required circuit by Lemmas 7-10. Algorithm 2 must stop after at most n iterations. Therefore, the total time required is at most O(mn).
Theorem 13. The edge set of each toroidal graph can be decomposed into at most 3(n−1)/2 circuits and edges in O(mn) time.
Proof. From the previous discussion, we only have to prove the conclusion for connected toroidal graphs. Let H be a connected toroidal graph. As mentioned at the beginning of Section 2, we can assume that (H ) 2. If H = K 4 , then E(H ) consists of two independent edges and a circuit, so the conclusion is certainly true. If H = K 4 , then by Lemma 1, we can find a subset F of edges with |F | n − 3 in O(n 2 ) time such that H \F is an even graph, and the conclusion immediately follows from Theorem 12.
